首页 > 技术与支持 > IP资源 > FPGA features and Debugging > LVDS

LVDS

The LVDS IP provides both Transmitter(serializer) and Reveiver(deserializer).

Features

  • Both LVDS transmitter(serializer) and receiver(deserializer)
  • At speeds up to 560Mbps for transmitter and 440Mbps for receiver
  • Parameterizable data channel numbers
  • - From 1 to 15
  • Parameterizable serializer/deserializer factors
  • - Supporting x4,x7,x8
  • Either external PLL or internal PLL
  • Either DDR(double data rate) or SDR(single data rate)

技术文档